Stroud C.E. System-on-chip test architectures: nanometer design for testability / C. E. Stroud, N. A. Touba, L.- T. Wang, 2007 r=on-line.