Полное описание

Kundu, S. High-Level Verification : methods and Tools for Verification of System-Level Designs / by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta. - Electronic text data. - New York, NY : Springer New York, 2011. - URL: http://dx.doi.org/10.1007/978-1-4419-9359-5. - Загл. с экрана. - ISBN 978-1-4419-9359-5. - DOI 10.1007/978-1-4419-9359-5. - Текст : электронный.
Содержание:
Introduction -- Related Work -- Background -- Execution-based Model Checking for High-Level Designs -- Efficient Symbolic Analysis for Concurrent Programs -- Translation Validation of High-Level Synthesis -- Parameterized Program Equivalence Checking -- Conclusions and Future Work.

ГРНТИ	УДК
50.05.13	004.415.5

Рубрики:
engineering
computer-aided engineering
electronic circuits
engineering
circuits and Systems
computer-Aided Engineering (CAD, CAE) and Design

Аннотация: This book looks at the problem of design verification with a view towards speeding up the process of verification by developing methods that apply to levels of abstraction above RTL or synchronous logic descriptions. Typically such descriptions capture design functionality at the system level, hence the topic area is also referred to as system level verification. Since such descriptions can also capture software, especially device drivers or other embedded software, this book will be of interest to both hardware and software designers. � The methodology presented in this book relies upon advances in synthesis techniques, as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically. The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL. Offers industry practitioners already involved with high-level synthesis an invaluable reference to high-level verification; Uses a combination of formal techniques to do scalable verification of system designs completely automatically; Presents techniques that guarantee properties verified in the high-level design are preserved through the translation to low-level RTL; Written by researchers working in mainstream hardware and software design and includes results from both academia and industry � � �.
Доп. точки доступа:
Lerner, S.
Gupta, R.K.

Просмотр издания